M. K. M. P. S. M. T., “Design And Analysis of 1-Bit Full Adder and Logic Gates”, IJRITCC, vol. 6, no. 2, pp. 73–77, Feb. 2018.