E. R. K. E. A. S. B., “Design and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit”, IJRITCC, vol. 5, no. 7, pp. 835 –, Jul. 2017.