[1]
K. M. P. R. B., “Modified Gating Techniques for Power and Speed Optimization in Arithmetic Circuits”, IJRITCC, vol. 5, no. 7, pp. 722 –, Jul. 2017.