L. D. D. A. S., “Design of Fast Integer Pipelined Multipliers for CMOS 64-bit Synchronous and AsynchronousLogic with Adaptable Latency”, IJRITCC, vol. 5, no. 1, pp. 99–102, Jan. 2017.