[1]
P. , N. S. C. R., “An Elementary Proposal on Fault Tolerant Devices for Memory Scenario”, IJRITCC, vol. 5, no. 1, pp. 56–61, Jan. 2017.