[1]
S. N. M. J. K. M. N. C., “Design of High Speed Carry Select Adder using Spurious Power Suppression Technique”, IJRITCC, vol. 5, no. 5, pp. 505–511, May 2017.