S. D. P. R. G. J., “Implementation of Low Power and Area Efficient 2-Bit/Step Asynchronous SAR ADC using Successively Activated Comparators”, IJRITCC, vol. 3, no. 12, pp. 6577–6581, Dec. 2015.