B. M. A. W., “Statistical Static Timing Analysis for Digital Circuitry”, IJRITCC, vol. 3, no. 10, pp. 5736–5741, Oct. 2015.