S. B. D. D., “Design High speed Reed Solomon Decoder on FPGA”, IJRITCC, vol. 3, no. 9, pp. 5371–5375, Sep. 2015.