[1]
P. S. K. A. P. A. P. M. A. P. P., “Implementation of Power Clock Generation Method for Pass-Transistor Adiabatic Logic 4:1 MUX”, IJRITCC, vol. 3, no. 6, pp. 3487–3492, Jun. 2015.