P. A. V. P. N. A., “Design and implementation of Area optimized 256 bit Advanced encryption standard on FPGA”, IJRITCC, vol. 3, no. 2, pp. 772–775, Feb. 2015.