K. G. S. D. A. Y. D., “Power Optimization of Combinational Quaternary Logic Circuits”, IJRITCC, vol. 3, no. 2, pp. 735–740, Feb. 2015.