A. T. S. G., “A Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design”, IJRITCC, vol. 3, no. 2, pp. 554–558, Feb. 2015.