A. V. B. B. B. S. P. A., “Minimization of Latency and Power for Network-on-Chip”, IJRITCC, vol. 3, no. 2, pp. 545–548, Feb. 2015.