S. M. M., “Analysis of Digitally Controlled Delay Loop-Nand Gate For Glitch Free Design”, IJRITCC, vol. 3, no. 2, pp. 529–533, Feb. 2015.