S. A. V. N. N. K., “A Review on Implementation of AES Algorithm Using FPGA & Its Performance Analysis”, IJRITCC, vol. 3, no. 1, pp. 404–408, Jan. 2015.