P. P. N. V. M. S. P. G. K., “HDL Design for Exa Hertz Clock Based 2e10-1 Exa Bits Per Second (Ebps) PRBS IP Core Generator for Ultra High Speed Wireless Communication Products”, IJRITCC, vol. 3, no. 1, pp. 264–267, Jan. 2015.