[1]
P. B. B., “Low Power Design Of Asynchronous Fine-Grain Power-Gated Logic”, IJRITCC, vol. 2, no. 12, pp. 3994–3998, Dec. 2014.