D. R. V. K. P. Y. C., “Design of 8 and 16 Bit LFSR with Maximum Length Feedback Polynomial & Its pipelined Structure Using Verilog HDL”, IJRITCC, vol. 2, no. 11, pp. 3337–3339, Nov. 2014.