[1]
S. G. G. G., “Comparative Study of Leakage Reduction Techniques for Domino Logic Circuit”, IJRITCC, vol. 2, no. 7, pp. 1974–1978, Jul. 2014.