[1]
A. R. T. D. B. P., “Design & Implementation of PCI Express BUS Physical layer using VHDL”, IJRITCC, vol. 2, no. 7, pp. 1883–1886, Jul. 2014.