S. R. M. P. P. S. S., “Design and Implementation of Wishbone Bus Interface Architecture for SoC Integration USING VHDL ON FPGA”, IJRITCC, vol. 2, no. 7, pp. 1847–1850, Jul. 2014.