M. S. S. P. P. M., “Design of Wallace Tree Multiplier with Power Efficient Adiabatic Logic”, IJRITCC, vol. 2, no. 9, pp. 2923–2926, Sep. 2014.