I. S. T. K., “Partial Address Field Architectures For Energy Efficient Caches in Embedded Systems - A Review”, IJRITCC, vol. 2, no. 9, pp. 2814–2818, Sep. 2014.