K. S. W., “Power Optimization of I/O Ports Using Clock Gating Technique”, IJRITCC, vol. 2, no. 6, pp. 1761–1763, Jun. 2014.