V. V. D. D. V. P. A. S. W., “Performance Evaluation of AES using Hardware and Software Codesign”, IJRITCC, vol. 2, no. 6, pp. 1638–1643, Jun. 2014.