P. A. S. V. J. D., “High- speed- Low-Power Viterbi Decoder Design”, IJRITCC, vol. 2, no. 3, pp. 417–420, Mar. 2014.