[1]
A. G. A. G. P. G., “Performance Analysis of Full Adder Circuits Using CMOS 90nm Technology”, IJRITCC, vol. 4, no. 6, pp. 81–84, Jun. 2016.