J. K. P. S., “Validation of Octanary Adders in VHDL”, IJRITCC, vol. 4, no. 6, pp. 71–74, Jun. 2016.