U. R. P. R. T., “FPGA based Design and Simulation of Extended Golay Codec with Hardware Optimization for high speed Applications”, IJRITCC, vol. 4, no. 5, pp. 30–35, May 2016.