S. A. P. A. J., “Memory Reliability Enhancement against Multiple Cell Upsets Using Decimal Matrix Code for 32-Bit Data”, IJRITCC, vol. 4, no. 4, pp. 654–659, Apr. 2016.