[1]
S. A. P. V. A. T., “Design of Reconfigurable Network-on-Chip Topology”, IJRITCC, vol. 4, no. 4, pp. 414–417, Apr. 2016.