S. P. S. V. A. A. V. S. K. B., “Leakage Reduction Techniques In CMOS Dynamic Logic Circuits”, IJRITCC, vol. 4, no. 3, pp. 483–487, Mar. 2016.