, S. D. K. R. P. (2015) “Architecture and Design of Generic IEEE-754 Based Floating Point Adder, Subtractor and Multiplier”, International Journal on Recent and Innovation Trends in Computing and Communication, 3(5), pp. 2690–2694. doi: 10.17762/ijritcc.v3i5.4310.