, M. K. M. P. S. M. T. (2018) “Design And Analysis of 1-Bit Full Adder and Logic Gates”, International Journal on Recent and Innovation Trends in Computing and Communication, 6(2), pp. 73–77. doi: 10.17762/ijritcc.v6i2.1424.