, E. R. K. E. A. S. B. (2017) “Design and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit”, International Journal on Recent and Innovation Trends in Computing and Communication, 5(7), pp. 835 –. doi: 10.17762/ijritcc.v5i7.1146.