, S. B. D. D. (2015) “Design High speed Reed Solomon Decoder on FPGA”, International Journal on Recent and Innovation Trends in Computing and Communication, 3(9), pp. 5371–5375. doi: 10.17762/ijritcc.v3i9.4845.