, K. G. S. D. A. Y. D. (2015) “Power Optimization of Combinational Quaternary Logic Circuits”, International Journal on Recent and Innovation Trends in Computing and Communication, 3(2), pp. 735–740. doi: 10.17762/ijritcc.v3i2.3895.