, S. R. M. P. P. S. S. (2014) “Design and Implementation of Wishbone Bus Interface Architecture for SoC Integration USING VHDL ON FPGA”, International Journal on Recent and Innovation Trends in Computing and Communication, 2(7), pp. 1847–1850. doi: 10.17762/ijritcc.v2i7.3413.