, M. S. S. P. P. M. (2014) “Design of Wallace Tree Multiplier with Power Efficient Adiabatic Logic”, International Journal on Recent and Innovation Trends in Computing and Communication, 2(9), pp. 2923–2926. doi: 10.17762/ijritcc.v2i9.3322.