, K. S. W. (2014) “Power Optimization of I/O Ports Using Clock Gating Technique”, International Journal on Recent and Innovation Trends in Computing and Communication, 2(6), pp. 1761–1763. doi: 10.17762/ijritcc.v2i6.3251.