, J. K. P. S. (2016) “Validation of Octanary Adders in VHDL”, International Journal on Recent and Innovation Trends in Computing and Communication, 4(6), pp. 71–74. doi: 10.17762/ijritcc.v4i6.2256.