, Prof P. N. V. M Sastry, Prof. A. Rajaiah, Prof. Dr. D. N. Rao, Dr S. Vathsal. 2015. “HDL Design for Peta Hertz Clock Based 2e31-1 Peta Bits Per Second (Pbps) PRBS Design for Ultra High Speed Applications/Products”. International Journal on Recent and Innovation Trends in Computing and Communication 3 (8):5256-58. https://doi.org/10.17762/ijritcc.v3i8.4826.