, Prof. P. N. V. M Sastry, Prof. G. Krishn. 2015. “HDL Design for Exa Hertz Clock Based 2e10-1 Exa Bits Per Second (Ebps) PRBS IP Core Generator for Ultra High Speed Wireless Communication Products”. International Journal on Recent and Innovation Trends in Computing and Communication 3 (1):264-67. https://doi.org/10.17762/ijritcc.v3i1.3801.