, Kirti, Surendra Waghmare. 2014. “Power Optimization of I/O Ports Using Clock Gating Technique”. International Journal on Recent and Innovation Trends in Computing and Communication 2 (6):1761-63. https://doi.org/10.17762/ijritcc.v2i6.3251.