, G. B. A. N. P. H. S. K. K. S. M. R. Efficient Circuit Configuration to Reduce Comparator Requirement of 8-Bit Flash Analog to Digital Convertor. International Journal on Recent and Innovation Trends in Computing and Communication, [S. l.], v. 3, n. 7, p. 4893–4895, 2015. DOI: 10.17762/ijritcc.v3i7.4758. Disponível em: https://ijritcc.org/index.php/ijritcc/article/view/4758. Acesso em: 19 may. 2024.