, A. A. D. A. S. M. .R.Anitha. (2018). Power Droop Reduction In Logic BIST By Scan Chain Reordering. International Journal on Recent and Innovation Trends in Computing and Communication, 6(3), 80–86. https://doi.org/10.17762/ijritcc.v6i3.1463