, S. M. M. (2015). Analysis of Digitally Controlled Delay Loop-Nand Gate For Glitch Free Design. International Journal on Recent and Innovation Trends in Computing and Communication, 3(2), 529–533. https://doi.org/10.17762/ijritcc.v3i2.3854