, D. R. V. K. P. Y. C. (2014). Design of 8 and 16 Bit LFSR with Maximum Length Feedback Polynomial & Its pipelined Structure Using Verilog HDL. International Journal on Recent and Innovation Trends in Computing and Communication, 2(11), 3337–3339. https://doi.org/10.17762/ijritcc.v2i11.3465