, I. S. T. K. (2014). Partial Address Field Architectures For Energy Efficient Caches in Embedded Systems - A Review. International Journal on Recent and Innovation Trends in Computing and Communication, 2(9), 2814–2818. https://doi.org/10.17762/ijritcc.v2i9.3302